

10721 U.S. PRO
10/03/180

N

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10037180	FILING DATE 10/23/2001	CLASS 327 283	SUBCLASS 143	GAU 2838	EXAMINER Lam
----------------------	---------------------------	---------------------	-----------------	-------------	-----------------

**APPLICANTS: Wert Joseph;

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH

RESCIND

Foreign priority claimed
35 USC 119 conditions met

yes no
 yes no

ATTORNEY DOCKET NO.
P05023

Verified and Acknowledged Examiners's initials

TITLE : Power-up detection circuit with low current draw for dual power supply circuits

U.S. DEPT. OF COMM/PAT & TM-PTO-436 (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED

Assistant Examiner

DISCLAIMER

Total Drawings

0/0

ISSUE FEE

DRAWINGS

Amount Due Date Paid

Sheets Drawn

Page Drawn

Print Fig.

TERMINAL

PREPARED FOR ISSUE

Application Examiner

DISCLAIMER

WARNING: The information disclosed herein may be restricted.
Unauthorized disclosure may be prohibited by the United States Code Title 35,
Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark
Office is restricted to authorized employees and contractors only.

BEST AVAILABLE COPY

FILED WITH:

DISK (CRF)

CD-ROM
(Attached in pocket on right side of page)